

## LERNER AND GREENBERG, P.A.

PATENT ATTORNEYS AND ATTORNEYS AT LAW

2445 Hollywood Boulevard Hollywood, Florida 33020 Tel: (954) 925-I 100

Fax: (954) 925-1101

PATENTUSA<sup>SM</sup> www.patentusa.com patents@patentusa.com

New York Office 153 E 57th Street Suite 15G New York, NY 10022

Mailing Address: Post Office Box 2480 Hollywood, FL 33022-2480

"Express Mail" mailing label number: EL080599546US Date of Deposit November 28, 2001

I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the U.S. Patent and Trademark Office, P.O. Box 2327, Arlington, VA 22202.

Docket No.: L&L-I0178

Werner H. Stemer (FL Bar), Senior Attorney

Ralph E. Locher (FL, IL, MO Bars)

Mark P. Weichselbaum (TN Bar)

Gregory L. Mayback (FL Bar)

Loren Donald Pearson (FL Bar) Otto S. Kauder (Reg. Pat. Agent) Denise A. Lettau (DC Bar)

Markus Nolff (FL Bar)

Manfred Beck (US & German Pat. Agent)

November 28, 2001 Date:

Hon. Commissioner of Patents and Trademarks

Washington, D.C. 20231

Sir:

Enclosed herewith are the necessary papers for filing the following application for Letters Patent:

Applicant

LOTHAR RISCH ET AL.

Title

DOUBLE GATE MOSFET TRANSISTOR AND METHD FOR THE

PRODUCTION THEREOF

3 sheets of formal drawings.

The payment in the amount of \$830.00 covering the filing fee.

PCT Cover Sheet WO 00/74143 A1.

This application is being filed without a signed oath or declaration under the provisions of 37 CFR 1.53(f). Applicants await notification of the date by which the oath or declaration and the surcharge are due, pursuant to this rule.

The Patent and Trademark Office is hereby given authority to charge Deposit Account No. 12-1099 of Lerner and Greenberg, P.A. for any fees due or deficiencies of payments made for any purpose during the pendency of the above-identified application.

Respectfully

LAURENCE A. GREENBERG **REG. NO. 29,308** 

LAG:cp



(19) Weltorganisation für geistiges Eigentum Internationales Büro



## 

(43) Internationales Veröffentlichungsdatum 7. Dezember 2000 (07.12.2000)


PCT

(10) Internationale Veröffentlichungsnummer WO 00/74143 A1

(51)	Internationale Patentklassifikation?: 21/336	H01L 29/786,		Erfinder; und Erfinder/Anmelder (nur für US): RÖSNER, Wolfgang
	Internationales Aktenzeichen:	PCT/DE00/01714		[DE/DE]; Heinzelmännchenstr. 2, D-81739 München (DE). SCHULZ, Thomas [DE/DE]; Annette Kolb Anger 13/V, D-81737 München (DE). RISCH, Lothar [DE/DE];
(22)	Internationales Anmeldedatum:			Tizianstr. 27, D-85579 Neubibery (DF)
26. Mai 2000 (26.05.2000) (14. Tallian Vertreter: INFINEON TECHNOLO-				
		J	<i>5 (</i> 74)	Geneinsamer Vertreter: INFINEON TECHNOLO-
(25)	Einreichungssprache:	Deutsch	:01/	GIES AG; c/o Lambsdorff & Lange, Dingolfinger Strasse 6, 31673 Munchen (DE).
	Veröffentlichungssprache:	Deutsch -	(81)	Bestimmingsstaaten (national): IP, KR, US.
(30)	Angaben zur Priorität: 1999 (4 571.1 128. Mai 1999 (	28.05.1999) DE	(84)	Bestimmungsstaaten (regional): europäisches Patent (AT, BE, CH, GY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC,
(71)	Anmelder (für alle Bestimmungsstaater	mit Ausnahme von		NL, PI, SE).
	Martin-Str. 53, D-81541 München (DE	AG [DE/DE]; St.,	, Act.	Achtlicht: Mu <sup>l</sup> iniernationalem Recherchenbericht
	<u> </u>	[] ( NOV)	آذ	[Fortsetzung auf der nächsten Seite]

(54) Title: DOUBLE GATE MOSFET TRANSISTOR AND METHOD FOR THE PRODUCTION THEREOF

(54) Bezeichnung: DOPPEL-GATE-MOSFET-TRANSISTOR UND VERFAHREN ZU SEINER HERSTELLUNG



(57) Abstract: The invention relates to a double gate MOSFET transistor and to a method for the production thereof. According to the invention, a semiconductor layered structure (4A) f a transistor channel to be formed is embedded in a placeholder material (3, 5) and is contacted by source (7A) and drain regions (7B) which are placed in recesses that are etched on opposing sides of the semiconductor layered structure (4A). In addition, the placeholder material (3, 5) is selectively eached out and is replaced by the electrically conductive gate electrode material (10).